1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
|
/*============================================================================
This C source file is part of the SoftPosit Posit Arithmetic Package
by S. H. Leong (Cerlane).
Copyright 2017, 2018 A*STAR. All rights reserved.
This C source file was based on SoftFloat IEEE Floating-Point Arithmetic
Package, Release 3d, by John R. Hauser.
Copyright 2011, 2012, 2013, 2014, 2015, 2016, 2017 The Regents of the
University of California. All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
1. Redistributions of source code must retain the above copyright notice,
this list of conditions, and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice,
this list of conditions, and the following disclaimer in the documentation
and/or other materials provided with the distribution.
3. Neither the name of the University nor the names of its contributors may
be used to endorse or promote products derived from this software without
specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS "AS IS", AND ANY
EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE
DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY
DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
=============================================================================*/
#include "platform.h"
#include "internals.h"
posit_1_t pX1_mul( posit_1_t pA, posit_1_t pB, int x ){
union ui32_pX1 uA, uB, uZ;
uint_fast32_t uiA, uiB;
int regA;
uint_fast32_t fracA, regime, tmp;
bool signA, signB, signZ, regSA, regSB, bitNPlusOne=0, bitsMore=0, rcarry;
int_fast32_t expA;
int_fast8_t kA=0;
uint_fast64_t frac64Z;
if (x<2 || x>32){
uZ.ui = 0x80000000;
return uZ.p;
}
uA.p = pA;
uiA = uA.ui;
uB.p = pB;
uiB = uB.ui;
#ifdef SOFTPOSIT_EXACT
uZ.ui.exact = (uiA.ui.exact & uiB.ui.exact);
#endif
//NaR or Zero
if ( uiA==0x80000000 || uiB==0x80000000 ){
#ifdef SOFTPOSIT_EXACT
uZ.ui.v = 0x80000000;
uZ.ui.exact = 0;
#else
uZ.ui = 0x80000000;
#endif
return uZ.p;
}
else if (uiA==0 || uiB==0){
#ifdef SOFTPOSIT_EXACT
uZ.ui.v = 0;
if ( (uiA==0 && uiA.ui.exact) || (uiB==0 && uiB.ui.exact) )
uZ.ui.exact = 1;
else
uZ.ui.exact = 0;
#else
uZ.ui = 0;
#endif
return uZ.p;
}
signA = signP32UI( uiA );
signB = signP32UI( uiB );
signZ = signA ^ signB;
if(signA) uiA = (-uiA & 0xFFFFFFFF);
if(signB) uiB = (-uiB & 0xFFFFFFFF);
regSA = signregP32UI(uiA);
regSB = signregP32UI(uiB);
if (x==2){
uZ.ui = (regSA®SB) ? (0x40000000) : (0x0);
}
else{
tmp = (uiA<<2)&0xFFFFFFFF;
if (regSA){
while (tmp>>31){
kA++;
tmp= (tmp<<1) & 0xFFFFFFFF;
}
}
else{
kA=-1;
while (!(tmp>>31)){
kA--;
tmp= (tmp<<1) & 0xFFFFFFFF;
}
tmp&=0x7FFFFFFF;
}
expA = tmp>>30; //to get 1 bits
fracA = (tmp | 0x40000000) & 0x7FFFFFFF;
tmp = (uiB<<2)&0xFFFFFFFF;
if (regSB){
while (tmp>>31){
kA++;
tmp= (tmp<<1) & 0xFFFFFFFF;
}
}
else{
kA--;
while (!(tmp>>31)){
kA--;
tmp= (tmp<<1) & 0xFFFFFFFF;
}
tmp&=0x7FFFFFFF;
}
expA += tmp>>30;
frac64Z = (uint_fast64_t) fracA * ((tmp | 0x40000000) & 0x7FFFFFFF);
if (expA>1){
kA++;
expA^=0x2;
}
rcarry = frac64Z>>61;//3rd bit of frac64Z
if (rcarry){
if (expA) kA ++;
expA^=1;
frac64Z>>=1;
}
}
if(kA<0){
regA = -kA;
regSA = 0;
regime = 0x40000000>>regA;
}
else{
regA = kA+1;
regSA=1;
regime = 0x7FFFFFFF - (0x7FFFFFFF>>regA);
}
if(regA>(x-2)){
//max or min pos. exp and frac does not matter.
uZ.ui=(regSA) ? (0x7FFFFFFF & ((int32_t)0x80000000>>(x-1)) ): (0x1 << (32-x));
}
else{
//remove carry and rcarry bits and shift to correct position (2 bits exp, so + 1 than 16 bits)
frac64Z = (frac64Z &0xFFFFFFFFFFFFFFF)>> (regA-1);
fracA = (uint_fast32_t) (frac64Z>>32);
//regime length is smaller than length of posit
if (regA<x){
if (regA!=(x-2)){
bitNPlusOne |= (((uint64_t)0x8000000000000000>>x) & frac64Z);
bitsMore = ((0x7FFFFFFFFFFFFFFF>>x) & frac64Z);
fracA&=((int32_t)0x80000000>>(x-1));
}
else if (frac64Z>0){
fracA=0;
bitsMore=1;
}
if(regA==(x-2) && expA){
bitNPlusOne=1;
expA=0;
}
}
else{
regime=(regSA) ? (regime & ((int32_t)0x80000000>>(x-1)) ): (regime << (32-x));
expA=0;
fracA=0;
}
expA <<= (29-regA);
uZ.ui = packToP32UI(regime, expA, fracA);
if (bitNPlusOne){
uZ.ui += (uint32_t)(((uZ.ui>>(32-x))&1) | bitsMore) << (32-x) ;
}
}
if (signZ) uZ.ui = -uZ.ui & 0xFFFFFFFF;
return uZ.p;
}
|
